
# UK Patent Application (19) GB (11) 2 121 247 A

- (21) Application No 8312747
- (22) Date of filing 10 May 1983
- (30) Priority data
- (31) 379393
- (32) 18 May 1982
- (33) United States of America
- (43) Application published 14 Dec 1983
- (51) INT CL<sup>3</sup> H05B 39/00 G05F 1/12
- (52) Domestic classification H2H 25G LL1
- (56) Documents cited GB 1567749 GB 1555366 GB 1358666 GB 1254297 GB 0280022
- (58) Field of search H2H G3U
- (71) Applicant
  General Electric Company
  (USA—New York),
  1 River Road,
  Schenectady, 12305 New
  York, United States of
  America
- (72) Inventors
  William Paul Kornrumpf,
  Paul Thompson Cote
- (74) Agent and/or Address for Service Brookes and Martin, High Holborn House, 52/54 High Holborn, London WC1V 6SE


### (54) Capacitive voltage dropper


(57) A power supply for energizing a load such as a low-voltage incandescent lamp 11 has a main capacitor C1 in series with the load across the A.C. line source, and an auxiliary capacitor C2 connected across the main capacitor by a switching device 14 during a selected portion of the source waveform cycle. The minimum load current is established by the capacitor C1, with additional load current flowing through the capacitor C2 during those portions of the source waveform cycle when connected, whereby the load

current may be adjusted over a range established by the magnitude of the main and auxiliary capacitors. The switching device 14 comprises an FET S and a parallel diode D. Control logic 16 monitors the voltages across the lamp 11 and across the capacitor C1 and turns FET S on when the voltages across the capacitors C1, C2 are substantially equal, i.e. during conduction of diode D or at a positive peak of the main capacitor voltag V<sub>1</sub> if diode D is non-conductive. Lamp brightness depends on how long FET S is conductive in each AC cycle and this is determined by manual or feedback adjustment of a monostable (38), (Fig. 1h), in control 16.




GB 2 121 241 A





2 / 2



GB 2 121 247 A

## **SPECIFICATION** P wer supplies for incandescent lamps

The present invention relates to low-voltage power supplies and, more particularly, to a lin -5 frequency power supply for energizing a lowvoltage load such as an incandescent lamp.

It is often desirable to operate a low-voltage load from a relatively higher voltage A.C. source. In particular, there exists a class of low-voltage 10 lamps having an improved efficacy due to operation of the lamp filament at a lower voltage than has been traditionally used for lamp operation. Many circuits for providing such operation either exhibit undesirably high levels of 15 electromagnetic interference or require components having relatively high current and/or voltage ratings. In particular, previous attempts at providing low voltage power sources for incandescent lamps having utilized magnetic 20 components for voltage transformation purposes.

The cost of such magnetic components has prevented the resulting power supplies from being economical. Other power supplies have utilized phase-control waveforms, in which very narrow 25 pulses are required, with high surge currents being

provided across the load; reliability is frequently reduced in this manner. It is therefore highly desirable to provide a power supply for a lowvoltage incandescent lamp and the like load, 30 having relatively low cost, high reliability and in which components of relatively small current

rating can be utilized.

In one embodiment of the invention, apparatus for supplying line-frequency current to a low-35 voltage load from a higher voltage A.C. source, includes a main capacitor in series with the load across the source, and an auxiliary capacitor connected across the main capacitor by a switching device for a selected portion of each 40 source waveform cycle, responsive to a control signal provided by control logic means. A diode is connected to conduct in shunt with, and for opposite conduction polarity to, the control conduction path of the switching device. The total 45 variation of load current is controlled by the ratio of the main capacitor value to the total

capacitance (the sum of the auxiliary and main capacitor values) in the circuit. The switching device is preferably switched to its conductive 50 condition either when the shunting diode is conductive or at a positive peak voltage across the 115 Advantageously, the switching means 14 is a main capacitor, if the shunting diode is

nonconductive.

The control logic means preferably monitors the 55 voltage across the main capacitor and across the load, to determine the time instant for triggering a monostable multivibrator which turns on the device for a time interval set by the multivibrator utput-puls control.

In the accompanying drawings, by way of 60 example only:-

Figure 1 is a schematic block diagram of lowvoltage load power supply embodying the present invention:

Figures 1a, 1b, 1c, 1d, 1e, 1f and 1g are time-65 coordinated graphical representations of the main capacitor voltage, load current, auxiliary capacitor current, switching device drive signal and intermediate control logic means voltages for 70 illustrative load currents over the total adjustment range of the supply, and useful in understanding the principles of the present invention; and

Figure 1h is a schematic diagram of a control logic means utilizable in the circuit of Figure 1.

## 75 DETAILED DESCRIPTION OF THE PREFERRED **EMBODIMENT**

Referring now to Figures 1, 1a, 1b, 1c and 1d the novel power supply 10 is utilized for controlling the magnitude of power applied to a 80 load 11 from an A.C. Source 12. Load 11 can be a low-voltage incandescent lamp, for example, operating at a voltage V<sub>L</sub> of between about 24 volts and about 36 volts. The power supply 10 enables the lamp to operate at a selectable fixed 85 output power in a relatively small range of brightness; in such application, a relatively small range of lamp voltage V<sub>L</sub> is required, while the lamp current l, is variable over a predetermined e.g. about 20%, range.

Source 12 is connected to a pair of power 90 supply terminals 10' and 10", respectively connected to circuit nodes A and C. The load (lamp) 11 is connected between node A and a circuit common node B. A first capacitive element, 95 hereinafter the main capacitor, C, is connected between nodes B and C. Switching means 14 is connected between node B and one terminal of a second capacitive element, hereinafter the auxiliary capacitor, C2. The remaining terminal of auxiliary capacitor C<sub>2</sub> is connected to node C. Terminals A, B and C, as well as the switching means control input 14a, are connected to a logic control means 16. Switching means 14 may be any device capable of controllably providing a low 105 resistance path, between node B and that terminal of auxiliary capacitor C2 furthest from node C, responsive to a signal at its control input 14a, such that a current can flow toward or away from the auxiliary capacitor with respect to common 110 node B. In a preferred embodiment, switching

means 14 comprises a unipolar switching device, in parallel with a diode D, having the anode thereof connected to node B and the cathode thereof connected to the auxiliary capacitor C,. power MOS field-effect transistor (MOSFET) S in which diode D is formed as a parasitic device between the drain electrode 14b and the source electrode 14c thereof.

Power supply 10 forms a dynamic parallel-120 switched capacitive voltage converter in which the minimum current I, flowing through the load resistance R<sub>L</sub> is the main capacitor current I,. An additional component of load current  $l_{\scriptscriptstyle L}$  is due to

125 the current l<sub>2</sub> flowing through auxiliary capacitor C2. Thus, minimum load current and power occurs if current do s not flow through auxiliary capacitor C<sub>2</sub> at any p int during a cycle of the source 12

- waveform. Conversely, maximum load current and power occurs if the auxiliary capacitor current l2 flows for an entire source waveform cycle. A median magnitude of load current and power (and load lamp brightness) is obtained if the auxiliary capacitor current l2 flows for approximately onehalf the source waveform cycle. Thus, by changing the percentage of a source waveform cycle during which auxiliary capacitor current l2 flows, the load 10 current and power are adjusted. Switching device S is an active turn-off device, allowing conduction of current therethrough to be actively terminated some time after the device has been turned on. The interval between power switching device S 15 turn-on and turn-off establishes the load current and power magnitude within the adjustment ranges thereof. To prevent undue stress on switching device S, it is desirable to control the switching of auxiliary capacitor C2 such that 20 circulating current is not allowed to flow between auxiliary capacitor C2 and main capacitor C1. Therefore, control logic means 16 is utilized to turn "on" power switching device S for conduction when the voltages  $V_1$  and  $V_2$  across 25 the pair of capacitors are substantially equal, i.e. during conduction of diode D, or at a positive peak of the main capacitor voltage V<sub>1</sub>, if diode D is non-

The operation of circuit 10 may be best 30 understood by consideration of the main capacitor voltage V<sub>1</sub> and auxiliary capacitor current l<sub>2</sub> waveforms, in the median, substantially-maximum and substantially-minimum load current conditions. At some time to, the main capacitor 35 voltage V, (Figure 1a) is at a positive peak and the main capacitor current I1, because of the low power factor, is substantially 90° out-of-phase with voltage V1, or substantially at zero magnitude. Switching device S is turned on, at time to, by application of an appropriate voltage  $V_{14a}$  to gate electrode 14a, with regard to common node B, by control logic means 16 (Figure 1c). The switching device S remains conductive until time t<sub>1</sub>. In this time interval, from 45 time to time t, the current through auxiliary capacitor C2 begins to decrease toward a negative-polarity peak, which is reached at time t, (Figure 1b). The auxiliary capacitor current  $I_s$  flows from capacitor C2, through the "on" channel of 50 device S (from drain electrode 14b to source electrode 14c,) and adds to the instantaneous main capacitor current I, then flowing (toward load 11). Thus, the load current  $I_L = I_1 + I_2$ .

At time t<sub>1</sub>, the gate electrode drive terminates, device S is turned off and current l<sub>2</sub> ceases to flow. The auxiliary capacitor C<sub>2</sub> voltage V<sub>2</sub> has discharged substantially to z ro volts, although the main capacitor C<sub>1</sub> voltage V<sub>2</sub> continues to decrease toward a negative peak, as the line voltage V<sub>1N</sub> approaches a negative p ak value. Thereafter, voltage V<sub>1</sub> begins to increase until a zero crossing is reached at time t<sub>2</sub>. During the time interval from time t<sub>1</sub> to time t<sub>2</sub>, diode D is reverse-biased and device S is turned off, whereby only the main capacitor current l<sub>1</sub> flows through the

load 11. Thus,  $l_t = l_1$  is this interval.

At time t2, the main capacitor voltage V1 becomes positive and greater than the substantially zero voltage remaining on auxiliary 70 capacitor C2; diode D becomes forward-biased and diode current  $I_{o}$  flows through auxiliary capacitor  $C_2$ , the diode and load 11. Thus, during the time interval between time  $t_2$ , when voltage  $V_1$ crosses the zero axis, and time  $t_3$ , when voltage  $V_1$ 75 attains a peak positive value, the diode conducts and the additional current  $I_D$  flows as auxiliary capacitor current  $l_2$ , whereby the load current  $l_L =$  $l_1 + l_2$ . At time  $t_3$ , the diode current is essentially zero, and diode conduction ceases. It will thus be 80 seen that in the single-cycle time interval between time  $t_0$  and time  $t_3$ , auxiliary capacitor current  $l_2$ flows, in phase with main capacitor current  $l_1$ , for one-half of the cycle, establishing a median load current value.

85 In the substantially-maximum load current condition, illustrated for the single-cycle time interval between time  $t_3$  and time  $t_6$ , the auxiliary capacitor current l<sub>2</sub> flows for the majority of the cycle (and flows for the entire cycle at the 90 maximum load current condition). Thus, auxiliary capacitor current I, is caused to flow, starting at time t<sub>3</sub>, by applying the switching device S driving waveform (Figure 1c), until turn-off time ta. Therefore, at time t<sub>3</sub>, device S is rendered 95 conductive at the main capacitor voltage  $V_1$  peak (substantially corresponding to the main capacitor current  $\mathbf{I}_1$  being of zero magnitude). As the main capacitor voltage V, decreases toward a negative peak, the main capacitor current I, also decreases 100 toward a negative peak value, attained at the zero crossing of voltage  $V_1$  in the  $t_3$ - $t_4$  interval, and then increases. The auxiliary capacitor current l2 also decreases toward a negative peak and thereafter increases until time t4, at which time the switching 105 device is turned off and the switching device current Is (essentially equal to the auxiliary

surge through switching device S at turn-on or turn-off, as the voltages across the capacitors are 110 equal. At time t<sub>4</sub>, the voltage across auxiliary capacitance C<sub>2</sub> is at a relatively high negative value, which is more positive than the main capacitor voltage V<sub>1</sub> in the time interval t<sub>4</sub>-t<sub>5</sub>; diode D is reverse-biased. At time t<sub>5</sub>, the main

capacitor current l2) ceases. There is no current

115 capacitor voltage V<sub>1</sub> again becomes more positive than the auxiliary capacitor voltage V<sub>2</sub> and diode D conducts. Diode current I<sub>D</sub> increases, until the main capacitor voltage V<sub>1</sub> passes through the positive-going zero crossing in time interval t<sub>5</sub>-t<sub>8</sub>,

and thereafter decreases. The diode current I<sub>D</sub> reaches essentially zero magnitude at t<sub>8</sub>, when th capacitor voltage reaches a positive peak value, and diode D ceases to conduct. Therefore, the load current I<sub>L</sub> is the sum of the in-phase main and

125 auxiliary capacitor currents l<sub>1</sub> and l<sub>2</sub>, in the time intervals t<sub>3</sub>-t<sub>4</sub> and t<sub>5</sub>-t<sub>6</sub>; the load current is equal to the main capacitor current l<sub>1</sub> only in the relatively small time interval t<sub>4</sub>-t<sub>5</sub>. As the auxiliary capacitor current l<sub>2</sub> flows for a longer portion of the cycle in

130 time interval  $t_3$ - $t_8$  than in time interval  $t_0$ - $t_3$ , it will

be seen that greater load current (and the refore greater load power and load lamp brightness) occurs during the latter time interval.

In the substantially-minimum load current case, 5 illustrated in the time interval t<sub>6</sub>-t<sub>9</sub>, th switching device S is again turned on while the main capacitor voltage is at a peak, at time te, and is only kept on for a relatively short time, being turned off at time t7. Therefore, the auxiliary 10 capacitor current l2 flows through switching device S (as device current Is) only in the relatively short time interval t<sub>s</sub>-t<sub>7</sub>. At time t<sub>7</sub>, when device S is turned off, a relatively high positive voltage V<sub>2</sub> remains across auxiliary capacitor C2. As main 15 capacitor voltage V, decreases thereafter, diode D is reverse-biased and neither the diode nor the switching device conduct, until time t<sub>8</sub>. At time t<sub>8</sub>,

positive voltage equal to the positive voltage left 20 across the auxiliary capacitor, and diode D conducts until the end of the cycle, at time te, when the diode current falls to zero and diode D is about to become reverse biased. It will be seen that the load current I, in the time interval tg-tg, is

the main capacitor voltage V<sub>1</sub> again reaches a

25 equal to the sum of the in-phase main and auxiliary capacitor currents I, and I, in the time intervals t<sub>6</sub>-t<sub>7</sub> and t<sub>8</sub>-t<sub>9</sub>, and is equal only to the main capacitor current 1, in the time interval t7-t8, which forms the major portion of time interval t<sub>s</sub>-

30 t<sub>9</sub>. As the time intervals t<sub>6</sub>-t<sub>7</sub> and t<sub>8</sub>-t<sub>9</sub> become progressively smaller, the load current also becomes progressively smaller, reaching the minimum load current, established by the main capacitor current I, when these time intervals

35 become essentially zero.

It will now be seen that the total adjustment range of the load current I, is established by the relative contribution of auxiliary capacitor current l<sub>2</sub> and the portion of each cycle during which that 40 current l<sub>2</sub> flows, with respect to the main capacitor current I,. By suitable choice of the capacitance of capacitor C2, with respect to the capacitance of main capacitor C1, the total range of load current variation is established.

Referring now to all of the Figures, and particularly Figure 1h, control logic means 16 provides the switching device S gate electrode 14a drive signal to turn on the switching device during the conduction interval of diode D or at the 50 positive peak voltage on main capacitor C<sub>1</sub> if diode D is not immediately-previously conducting current. Control logic means 16 also turns off switching device S with the proper timing to establish the total load current magnitude. Circuit 55 16 includes first and second inverters 20 and 22, each having an input 20a or 22a respectively coupled through first and second resistance elements 28a and 30a, or 28b and 30b, to the

associated one of the respectiv C and A nodes of 60 the power supply. Limiting diodes 32a and 34a are connect d to the junction C' between resistances 28a and 30a, and limiting diodes 32b and \$4b are connected to the junction A' between resistances 28b and 30b, to limit, commonly 65 referred to in the art as hard limit, the junctions C'

130 While control logic means 16 is shown as an

and A' voltages, respectively, to be n ver less than one diode drop below the common node B pot intial and never greater than one diode drop. above a positive voltage logic supply raid 24 70 (which voltage can be provided by known techniques). The inverter outputs 20b and 22b are each connected to a different one of the pair of

inputs of a NAND gate 36. The output 36a of gate 36 is connected to the negative-going trigger 75 input 38a of a one-shot multivibrator means 38, which may be provided as an integrated circuit monostable multivibrator. The positive-going

trigger input 38b and the common supply input 38c of means 38 are connected to common node

80 B, while the positive supply input 38d is connected to positive voltage rail 24. An outputpulse time-duration-establishing input 38e is connected to a timing capacitor 40, having the remaining terminal thereof connected to common

85 node B, and also to positive supply rail 24 through the series-connected combination of a first, fixed timing resistance 42a and a variable timing resistance 42b. The multivibrator means output 38f is connected to the switching device input

90 14a, e.g. to the gate electrode of the power MOSFET device S. The value of fixed resistance 42a is selected to provide a minimum "on" time for the switching device S, and to limit the maximum current drawn by multivibrator means

95 input 38e. The resistance magnitude of variable resistor 42b is selected to achieve a maximum "on" time for the switching device, dependent upon the ratio of maximum to minimum load current/power/brightness required.

100 In operation, control logic means 16 provides an open-loop control means, in which the voltage across main capacitor C, is sensed by the hardlimiting inverting means formed by inverter 20, resistances 28a and 30a, and limiting diodes 32a

105 and 34a. As the main capacitor voltage V, becomes positive, the inverter output 20b falls from a high to a low voltage. Conversely, as V, becomes negative, the inverter output 20b rises from a low to a high voltage. Thus, output 20b has

110 a low output level for positive voltages across the main capacitor and a high output level for main capacitor negative voltages. Second inverter 22, in association with resistances 28b and 30b and diodes 32b and 34b, also forms a hard-limiting

115 inverting means sensing the voltage V<sub>L</sub> across load 11. Therefore, the state of second inverter output 22b is an inverse measure of the load current I,. The voltage output of 20b and 22b are shown in Figures 1d and 1e respectively. As

120 shown in Figure 1f, the output 36a of the NAND gate will have a negatively-going transition at the peak of the main capacitor voltage. This negativegoing transition triggers one-shot multivibrator means 38, to produce the positive-going gate

125 electrode signal V<sub>14a</sub>, with respect to common node B, having a tim duration determined by the magnitude of capacitance 40 and the total resistance of the series-connected resistors 42a and 42b.

U

open-loop means, wherein the load current/power/brightness is established by manual adjustment of a variable resistance 42b, it should be understood that a closed-loop control logic 5 means may be equally as well utilized, with a feedback signal being applied, as a current into capacitor 40 or a voltage into charging resistors 42a and 42b, to the monostable multivibrator to vary the conduction time interval of switching 10 device S.

While the present invention has been described with respect to one presently preferred embodiment thereof, many variations or modifications will now become apparent to those 15 skilled in the art. It is our intent, therefore, to be limited only by the scope of the appending claims and not by the specific details and instrumentalities described by way of example herein.

#### 20 CLAIMS

1. A power supply for energizing a load at a voltage magnitude less than the voltage magnitude provided by an A.C. source, comprising:

a first reactive element in series connection 25 with said load across said source, said first reactive element having a reactance selected to cause a minimum desired current flow through

30 a second reactive element;

a single active switching device having a path controlled, responsive to a control signal, to connect said second reactive element in parallel connection across said first reactive element to 35 allow current flow in a first of two directions with respect to said second reactive element; and

a unidirectionally-conducting element in parallel with the controlled path of said switching device and poled to conduct current in the 40 remaining one of two directions with respect to said second reactive element; wherein conduction of said switching device and said unidirectionallyconductive element establishes a total load current by variation of a portion of the source 45 waveform cycle during which an additional current 110 monostable multivibrator. flows through said second reactive element and

- 2. The power supply of claim 1, wherein said power supply further includes a control circuit for 50 causing said switching device to begin current conduction when the unidirectionally-conducting element is conductive or the voltage across said first reactive element is substantially at a polarity peak.
- 55 3. The power supply of claim 2, wherein the control circuit triggers said switching to begin current conduction when the voltage across said first reactive element is substantially at a positive polarity peak.
- 60 4. The power supply of claims 1 or 2, wherein said first reactive element is a first capacitive element.
  - 5. The power supply of claim 4, wherein said second reactive element is a second capacitive

65 element.

- 6. The power supply of claim 5, wherein the capacitance of said second capacitive element is less than the capacitance of said first capacitive
- 7. The power supply of claim 6, wherein the 70 ratio of the first and second capacitive elements is selected to provide a desired range of load current variation.
- 8. The power supply of claim 7, wherein the 75 load current variation range is about 20%.
- 9. The power supply of claim 5, wherein said control circuit provides said control signal to cause said switching device to conduct current for a controlled time interval occurring once each 80 source waveform cycle.

10. The power supply of claim 9, wherein said control signal begins at a substantial voltage polarity peak across said first reactive element.

- 11. The power supply of claim 9, wherein said 85 switching device is a metal-oxide-semiconductor field-effect transistor (MOSFET) having a currentconductive path controlled by the control signal at a gate electrode; and said unidirectionallyconducting element is a parasitic diode formed in 90 parallel with the controlled current-conductive path of said MOSFET.
- 12. The power supply of claim 9, wherein said switching device conducts for a first time interval during each source waveform cycle; and wherein 95 said unidirectionally-conducting element conducts for a second time interval, different from the first time interval, during the same source waveform
- 13. The power supply of claim 12, wherein said 100 first and second time interval are of substantially equal duration.
- 14. The power supply of claim 13, wherein said first means includes a monostable multivibrator having an output providing a variable duration 105 control signal to cause said switching device to conduct, responsive to a trigger signal.
  - 15. The power supply of claim 14, wherein a signal, responsive to the current flowing through said load, varies the output duration of said
- 16. The power supply of claim 14, wherein said control circuit further includes means, monitoring at least one of the voltages across said load and the voltage across said first reactive element, for 115 providing the trigger to said monostable multivibrator.
- 17. The power supply of claim 9, wherein said control circuit includes first means for causing said switching device to conduct during a first time 120 interval occurring substantially at a first positivepolarity voltage peak at the commencement of a source waveform cycle; and said unidirectionallyconducting element conducts during a second time int\_rval occurring before the next positive-125 polarity voltage peak which occurs at the end of
  - the same source waveform cycle. 18. The power supply of claim 17, wherein said first and second time intervals are of substantially equal duration.

- 19. The power supply of claim 18, wherein said first means includes a monostable multivibrator having an output providing a variable duration control signal to cause said switching device to conduct, responsive to a trigger signal.
  - 20. The power supply of claim 19, wherein a signal responsive to the current flowing through said load, varies the output duration of said monostable multivibrator.
- 10 21. The power supply of claim 19, wherein said control circuit further includes means, monitoring at least one of the voltages across said load and the voltage across said first reactive element, for providing the trigger to said monostable multivibrator.
  - 22. The power supply of claim 17, wherein said load is an incandescent lamp.
- 23. The power supply of claim 2, wherein said control circuit provides said control signal to cause
   20 said switching device to conduct current for a controlled time interval occurring once each source waveform cycle.
- 24. The power supply of claim 23, wherein said control signal begins at a substantial voltagepolarity peak across said first reactive element.
- 25. The power supply of claim 23, wherein said switching device is a metal-oxide-semiconductor field-effect transistor (MOSFET) having a current-conductive path controlled by the control signal at a gate electrode; and said unidirectionally-conducting element is a parasitic diode formed in parallel with the controlled current-conductive path of said MOSFET.
- 26. The power supply of claim 23, wherein said switching device conducts for a first time interval during each source waveform cycle; and wherein said unidirectionally-conducting element conducts for a second time interval, different from the first time interval, during the same source waveform cycle.
  - 27. The power supply of claim 26, wherein said first and second time intervals are of substantially equal duration.
- 28. The power supply of claim 27, wherein said
   45 first means includes a monostable multivibrator having an output providing a variable duration

- control signal to cause said switching device to conduct, responsive to a trigger signal.
- 29. The power supply of claim 28, wherein a . 50 signal, responsive to the current flowing through said load, varies the output duration of said monostable multivibrator.
- 30. The power supply of claim 28, wherein said? control circuit further includes means, monitoring at least one of the voltages across said load and the voltage across said first reactive element, for providing the trigger to said monostable multivibrator.
- 31. The power supply of claim 23, wherein said control circuit includes first means for causing said switching device to conduct during a first time interval occurring substantially at a first positive-polarity voltage peak at the commencement of a source waveform cycle; and said unidirectionally-conducting element conducts during a second time interval occurring before the next positive-polarity voltage peak which occurs at the end of that same source waveform cycle.
- 32. The power supply of claim 31, wherein said first and second time intervals are of substantially equal duration.
- 33. The power supply of claim 32, wherein said first means includes a monostable multivibrator having an output providing a variable duration
  75 control signal to cause said switching device to conduct, responsive to a trigger signal.
- 34. The power supply of claim 33, wherein a signal, responsive to the current flowing through said load, varies the output duration of said 80 monostable multivibrator.
  - 35. The power supply of claim 33, wherein said control circuit further includes means, monitoring at least one of the voltages across said load and the voltage across said first reactive element, for providing the trigger to said monostable multivibrator.
  - 36. The power supply of claim 1, wherein said load is an incandescent lamp.
- 37. A power supply substantially as herein described with reference to the accompanying drawings.